UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/595,742	05/08/2006	Toshio Sunaga	JP920030200US1	4737	
²⁴²⁴¹ IBM MICROEI	7590 03/17/200 LECTRONICS	9	EXAMINER		
INTELLECTUAL PROPERTY LAW 1000 RIVER STREET			PHAM, LY D		
972 E	IKEEI		ART UNIT	PAPER NUMBER	
ESSEX JUNCI	TION, VT 05452		2827		
			MAIL DATE	DELIVERY MODE	
			03/17/2009	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)	
	10/595,742	SUNAGA ET AL.	
Office Action Summary	Examiner	Art Unit	
	LY D. PHAM	2827	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REI WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI 2.1.136(a). In no event, however, may a iod will apply and will expire SIX (6) MOI atute, cause the application to become A	CATION. reply be timely filed ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
Responsive to communication(s) filed on 18 This action is FINAL . 2b) ☐ T Since this application is in condition for allow closed in accordance with the practice under	his action is non-final. wance except for formal mat	·	
Disposition of Claims			
4) ☐ Claim(s) is/are pending in the application Papers 4a) Of the above claim(s) is/are without 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and are subjected to by the Examestation is objected to be a by the Examestation is objected to by the Examestation is objected	drawn from consideration. d/or election requirement. iner. accepted or b) □ objected to	•	
Applicant may not request that any objection to t Replacement drawing sheet(s) including the corr 11) The oath or declaration is objected to by the	rection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documed 2. Certified copies of the priority documed 3. Copies of the certified copies of the papplication from the International Burn * See the attached detailed Office action for a light series.	ents have been received. ents have been received in A riority documents have beer eau (PCT Rule 17.2(a)).	application No received in this National Stage	
Attachment(s) 1) ☑ Notice of References Cited (PTO-892) 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) ☑ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 10/16/2008.	Paper No	Summary (PTO-413) s)/Mail Date nformal Patent Application 	

Art Unit: 2827

DETAILED ACTION

1. Applicant's Amendment filed 12/18/2008 has been entered. Claims 1, 3, and 4 have been amended.

2. Claims 1 - 6 are pending.

Response to Arguments

3. Applicant's arguments filed 12/18/2008 have been fully considered but they are not persuasive.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., "applicant's latches PFPLL are separate elements and are coupled between buffer circuits (WB) and the secondary sense amplifiers,...") are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

In other words, though it is recognized that the claimed latches are part of the memory apparatus including the buffer circuits, and the latches are not the buffer circuits, the instant buffer circuits (and how they technically connect to the other elements in the claim) must be expressly claimed/set forth as a separate component in order for the latches to be recognized differently. As the claims stand, the latch circuits

Art Unit: 2827

in Fujisawa were applied simply for the purpose of <u>matching</u> the claimed limitations, which, as far as what is claimed in the claims, the "elements" taught in Fujisawa satisfies the invention sought to be protected.

The foregoing establishes ground for the rejection which follows.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States
- 5. Claims 1 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Fujisawa et al. (US Pat Pub 2004/0004890).

Regarding **claims 1 and 4**, Fujisawa et al. discloses a semiconductor memory and its corresponding burst operation method (figs. 1 – 11) for the semiconductor memory having data I/O buses (referred to as I/O lines, paragraphs 0003, 0005 – 0008, 0041, etc...), a plurality of latch circuits connected in common to each of said data I/O buses (referred to as buffer circuits, paragraphs 0046, 0055, 0070, 0087, 0114, 0118, 0119), and a memory cell array (fig. 1, 2), in which said memory cell array includes a plurality of bi line pairs (paragraphs 0059, 0071, see also fig. 6B), a plurality of bit switches (referred to as column select switches activated by column select lines YS#, paragraph 0059) connected between said plurality of latch circuits and said plurality of bit line pairs and divided into a plurality of groups (referred to as two sub blocks 0 and 1

Art Unit: 2827

for each of the four banks, fig. 2A), a plurality of column selection lines (YS# indicated above) provided so as to correspond to said plurality of groups and each of which is connected to a plurality of bit switches included in the corresponding group, and a plurality of sense amplifiers (paragraph 0042, 0044 – 0046, 0048, 0058 – 0118) connected to said plurality of bit line pairs, the burst operation method comprising the steps of:

activating said sense amplifiers (paragraph 0026, 0048, claim text 15); and driving two or more of said column selection lines in order during activation of said sense amplifiers (paragraphs 0026, 0048, wherein eight sense amplifiers are activated simultaneously with activation of 4 column selector lines).

As per **claims 2 and 5**, the step of selecting the block is considered inherent as it must be the case before the respective sense amplifiers are activated with the corresponding block columns, which are simultaneously activated.

As per **claims 3 and 6**, Fujisawa et al. also disclose the semiconductor memory operates in synchronization with an external clock (paragraph 0049, 0070); and

said two or more of the column selection lines are driven in order synchronously with the external clock in said column selection line driving step (paragraph 0070, "... data synchronizes with the front edge of a clock...", and also paragraph 0073).

Conclusion

Art Unit: 2827

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See references additionally cited for features and disclosures considered relevant to the claimed invention.

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LY D. PHAM whose telephone number is (571)272-1793. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2827

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Ly D Pham/ Primary Examiner, Art Unit 2827 March 13, 2009